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Abstract—To reduce the cost of bulk power transmission using 
voltage source converter HVDC technology, a unidirectional 
hybrid converter is proposed, where a diode rectifier and a 
modular multilevel converter (MMC) based on full-bridge (FB) 
submodules are connected in series on DC side. The FB-MMC 
controls its DC voltage to regulate the transmitted power. The 
majority of the power transmission is via the diode rectifier 
considering its cost and efficiency superiority and only low power 
rating FB-MMC is required. A thyristor valve is equipped at the 
DC side of the FB-MMC to prevent potential overcharge of the FB 
submodules during DC faults. Compared to conventional MMCs, 
losses can potentially be reduced by around 20%. An active power 
controller is proposed to regulate the DC voltage of the FB-MMC 
so as to control the transmitted power. With the inverter station 
controlling its DC terminal voltage constant, the FB-MMC 
increases the output DC voltage to increase the transmitted power 
and, vice versa. To alleviate overvoltage of the HVDC link during 
AC grid faults of the inverter station, a dynamic DC voltage limiter 
is designed to actively reduce the DC output voltage of the FB-
MMC. Simulation results confirm the proposed converter 
operation and control. 
 
Index Terms—active power control, diode rectifier HVDC (DR-
HVDC), fault ride-through, HVDC transmission, full-bridge (FB) 
based modular multilevel converter (MMC). 
I.  INTRODUCTION 
igh-voltage DC (HVDC) transmission systems based 
on modular multilevel converters (MMCs) have developed 
rapidly due to their significant advantages. The most widely 
used MMC configuration is based on the half-bridge (HB) 
submodule (SM), whereas other MMC topologies have been 
proposed, e.g. MMCs based on the full-bridge (FB) SM [1], 
clamp double (CD) SM [2], and mixed SM [3], alternate-arm 
multilevel converters (AACs) [4], hybrid cascaded MMC [5], 
etc.  
Diode rectifier (DR) based HVDC systems have recently 
received notable interest for integrating large offshore wind 
farms [6-8]. By replacing the MMC offshore station with diode 
rectifier, the volume and weight of the offshore platform can be 
significantly reduced. In addition, it also leads to substantial 
reduction in the transmission losses and the total cost, e.g. 20% 
and 30% respective reductions as quoted in [6, 7]. 
A voltage and frequency control of the offshore wind 
turbines connected with DR-HVDC system is presented in [9],  
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which proves that such solution is technically feasible in steady 
state and transients. The fault ride-through capability of DR-
HVDC connected with offshore wind farm is further validated 
in [10-13]. However, the wind turbines in DR-HVDC systems 
need to operate in grid forming mode to build up the offshore 
AC network and the conventional wind turbines operating on 
grid following mode cannot be used for the DR-HVDC systems. 
In addition, the AC voltage magnitude of the network 
connected to DR-HVDC has to vary in order to regulate the 
active power transmission.  
To address this issue, various hybrid topologies have been 
proposed. In [14], a two-level voltage source converter (VSC) 
is connected in series with the DR on DC side and controls the 
offshore AC voltage constant to transmit the generated wind 
power to onshore. The two-level VSC also compensates 
reactive power and suppresses harmonics generated by the DR. 
Reference [15] proposes to connect the cascaded H-bridge 
(CHB) converter with the DR on AC side, which only controls 
the frequency of the offshore AC network while the magnitude 
remains uncontrolled and is intrinsically clamped by the DR. 
Such control is different to the conventional control of static 
synchronous compensators (STATCOMs) where reactive 
power is generated through regulation of the AC voltage 
magnitude. The AC filter of the DR is removed and all of the 
reactive power and harmonics generated by the DR are 
compensated by the CHB converter. However, the CHB 
converter needs to be rated over 30% of the power rating of the 
DR-HVDC link, leading to high capital cost. In [16], the DR 
and MMC are connected in parallel on AC sides to optimize the 
power flow distribution between these two HVDC links and 
improve availability of the parallel connected HVDC systems 
during faults. The MMC is connected in parallel with the DR 
on both AC and DC sides in [17] to energize the offshore AC 
grid and wind turbines during start-up and control the offshore 
frequency during normal operation. However, the parallel 
connected VSC needs to be rated at the nominal DC voltage of 
the DR. In [18], cascaded FB SMs are connected at the VSC 
DC output to reduce the DC voltage rating of the parallel 
connected VSC. However, LC filter is required to constrain 
high frequency circulating currents between the VSC and DR. 
The DR-HVDC systems in the aforementioned references 
are used for offshore wind energy transmission, where the 
offshore network is formed either by wind turbines [9-13] or by 
additional converters [14, 15, 18], and the AC voltage 
magnitude can be varied by the system. This paper aims to 
extend the DR concept to onshore application, where the AC 
voltage is independent of the transmission system, considering 
that the power flow of HVDC systems often has unidirectional 
characteristics when transmitting power from large power 
plants to load centers [19, 20]. The main contributions are: 
A Unidirectional Hybrid HVDC Transmission System 
Based on Diode Rectifier and Full-bridge MMC 
Rui Li, Member, IEEE and Lie Xu, Senior Member, IEEE 
 
 
H 
This paper is a post-print of a paper submitted to and accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and 
is subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore Digital Library. 
2 
 A hybrid HVDC converter is proposed, where a high power 
rating DR is connected with a low power rating FB-MMC 
in series on the DC side, whilst a thyristor valve is in parallel 
with the FB-MMC for DC fault protection. The majority of 
the power transmission is via the DR considering its low 
cost and high efficiency while the FB-MMC is used to 
control the transmitted power by regulating the overall DC 
voltage generated by the two converters. 
 A simple power-DC voltage (P-Vdc) control scheme is 
proposed to regulate the DC voltage of the FB-MMC so as 
to control the transmitted power of the HVDC link. A 
dynamic DC voltage limiter is introduced to actively 
reduce the DC output voltage of the FB-MMC to alleviate 
DC overvoltage of the HVDC link during AC grid faults of 
the inverter station.  
The paper is organized as follows. The layout of the hybrid 
HVDC converter and its control strategy are proposed in 
Section II. In Section III, the design principles of the proposed 
topology and its efficiency superiority as well as economic 
benefits are presented. The proposed topology and its control 
strategy are assessed in Section IV and finally, Section V draws 
conclusions. 
II.  PROPOSED HYBRID HVDC SYSTEM BASED ON DIODE 
RECTIFIER AND FB-MMC 
A.  Converter Topology  
Fig. 1 shows a generic version of the proposed hybrid HVDC 
converter comprising a diode rectifier bridge and FB SM based 
MMC (DFB-MMC). As seen, its main power stage consists of 
series connection of a high power 12-pulse DR bridge and a low 
power FB-MMC on their DC sides, while their AC sides are 
connected in parallel through interface transformers. Filters are 
connected on the DR AC side for reactive power compensation 
and harmonic suppression [6, 21]. Thyristor valve S1 is 
connected in parallel with the FB-MMC on its DC side for DC 
fault protection, as will be detailed later. The DR and FB-MMC 
are designed such that the majority of the transmitted power is 
through the DR taking the advantage of its lower cost and high 
efficiency compared to MMCs while the low power rating FB-
MMC is used to control the transmitted power of the whole 
hybrid HVDC system by regulating its DC voltage. 
 
 
Fig. 1.  Proposed hybrid HVDC converter based on diode rectifier and full-
bridge MMC.  
 
During normal operation, the thyristor valve S1 is off and the 
FB-MMC is connected in-series with the DR to transmit power. 
The voltage across S1 equals to the nominal FB-MMC DC 
voltage VdcMMC.  
In the event of DC faults, the FB-MMC is quickly blocked 
after fault detection, which then provides negative blocking 
voltage to its AC side to fast extinguish AC fault current. 
However, if the thyristor valve S1 is not activated, the fault 
current fed from the DR AC side will flow through and charge 
the SMs of the FB-MMC, as indicated by the dashed lines in 
Fig. 2. This leads to overvoltage of the FB SM capacitors. Thus, 
the thyristor valve S1 is activated in addition to the blocking of 
the FB-MMC after fault detection as aforementioned. 
Therefore, all the DC fault current from the DR IdcDR flows 
through the thyristor S1 and the FB-MMC is bypassed, as 
illustrated by the solid lines in Fig. 2. The AC circuit breakers 
(ACCBs) equipped at the AC terminals of the DR and FB-
MMC then open for fault protection. The power transmission 
of the HVDC station is interrupted during DC faults, in a similar 
way as systems based on conventional HB-MMCs protected by 
ACCBs [22, 23]. Such protection arrangement is much cheaper 
than those using fast acting DC circuit breakers but may not be 
preferred for multi-terminal HVDC systems due to its relatively 
slow action. 
Due to the fast protection response, the IGBTs in the FB-
MMC can be quickly blocked and the contribution of DC fault 
current from SM capacitor discharging is thus limited. Similar 
to conventional HB-MMCs, the fault currents of the proposed 
converter are mainly fed from the grid through the DR. 
 
Fig. 2.  Single-phase illustration of fault current path during DC faults.  
 
B.  Operation Principle  
The HVDC link based on the proposed topology is 
illustrated in Fig. 3, where the DFB-MMC and conventional 
HB-MMC are adopted as the rectifier and inverter stations, 
respectively. The proposed DFB-MMC controls the transmitted 
power while the HB-MMC of the inverter station operates on 
DC voltage control mode and regulates its DC terminal voltage 
at the rated value. 
 
 
Fig. 3.  HVDC link based on the proposed DFB-MMC. 
 
Fig. 4 illustrates the equivalent circuit of the HVDC link 
shown in Fig. 3. During normal operation, the HB-MMC 
controls its DC terminal voltage at the rated value Vdc0 and is 
thus represented by a DC voltage source Vdc0. To calculate the 
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steady state transmitted power, the DC transmission lines are 
simplified as a resistor Rdc in the equivalent circuit. The 
transmitted power of the inverter station is thus expressed as 
 
2
0 0 0
0 0
dc dc dc dc dc
dc dc dc
dc dc
V V V V V
P V I V
R R
 
    (1) 
where Idc and Vdc are the DC current and voltage of the DFB-
MMC, respectively. 
 
 
Fig. 4.  Equivalent circuit of the HVDC link based on the proposed DFB-MMC. 
 
Due to the series connection, the DC voltage of the DFB-
MMC is the sum of the DR DC voltage VdcDR and the FB-MMC 
DC voltage VdcMMC: 
 
dc dcDR dcMMCV V V  . (2) 
Substituting (2) into (1), the active power P is rewritten as: 
  
2
0 0dc dcDR dcMMC dc
dc
V V V V
P
R
 
 . (3) 
The DC voltage produced by the DR is depicted as [12]: 
  
0
6 6
3 3dcDR DR m T dc DR m T
dc
P
V n V X I n V X
V 
 
    
 
 (4) 
where nDR is the DR transformer ratio, XT is the leakage 
reactance of the DR transformer, and Vm is the phase voltage 
amplitude of the AC grid. From (3) and (4), the active power P 
is rewritten as: 
 
2
0 0 06 3
6 6
dc DR m dc dc
dcMMC
dc T dc T
V n V V V
P V
R X R X
 
 

 
 
. (5) 
As depicted by (5), the transmitted power P of the HVDC 
link can be controlled by regulating the DC voltage VdcMMC of 
the FB-MMC. The detailed design considering the relative 
power ratings of the DR and FB-MMC will be given in Section 
III. 
C.  Control Strategy  
The control strategy of the proposed topology, including 
active power regulation and overvoltage alleviation during AC 
grid faults of the inverter station, is presented in this subsection. 
    1)  Active power regulation 
A simple power-DC voltage (P-Vdc) control scheme is 
proposed to regulate the DC voltage of the FB-MMC so as to 
control the transmitted power of the DFB-MMC according to 
(5).  
As shown in Fig. 5 (a), the error between the power reference 
P* and the measured actual power P of the DFB-MMC is fed to 
a PI control and its output sets the DC voltage reference 
*
dcMMCV  
of the FB-MMC. To increase the power P of the DFB-MMC, 
the active power controller increases the output DC voltage 
VdcMMC and, vice versa. The DC voltage of the FB-MMC is thus 
varied to follow the power order P*. The active power P is 
measured as the product of the DC voltage Vdc and DC current 
Idc of the DFB-MMC and a low-pass filter (LPF) is used to take 
out the high-order harmonics of the DC power P. 
As illustrated in Fig. 5 (b), the DC voltage reference 
*
dcMMCV  
set by the active power controller is fed to the DC voltage 
control loop to regulate the d-axis current reference 
*
di , 
considering the sign of 
*
dcMMCV . The current controller 
generates the required AC voltage vc to be produced by the FB-
MMC. The upper and lower arm voltage references are then 
generated considering the requirement from the circulating 
current controller, which are fed to the nearest level modulation 
(NLM) and SM capacitor voltage balancing control block to 
finally output the gating signals for the SMs. 
 
 
(a) 
 
(b) 
Fig. 5.  Control strategy of the proposed DFB-MMC: (a) active power controller 
and (b) other control blocks. 
 
    2)  Overvoltage alleviation during AC grid faults of inverter 
station  
In the event of AC grid faults of the inverter station, the HB-
MMC of the inverter station will operate in current limiting 
mode due to sudden drop of the AC grid voltage, and the active 
power output capability of the inverter significantly decreases. 
If the power transmitting from the rectifier station continues, 
the power unbalance between the rectifier and inverter stations 
can lead to overvoltage of the HVDC link.  
To alleviate such overvoltage, a dynamic DC voltage limiter 
is proposed to enable the FB-MMC to generate negative DC 
voltage by limiting the output of the active power controller in 
the introduced P-Vdc control scheme, as illustrated in Fig. 5. The 
lower limit VdcMMC_Lower is set at -VdcMMC0 while the upper limit 
VdcMMC_Upper is dependent on the DFB-MMC DC voltage Vdc, as 
described as  
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 (6) 
where VdcMMC0 is the rated DC voltage of the FB-MMC and 
Vdc_thres is the overvoltage threshold of the DFB-MMC and is set 
at 1.05Vdc0 in this paper. A low pass filter is used to take out the 
high-order harmonics of the DFB-MMC DC voltage Vdc in (6). 
During normal operation, Vdc is below is the overvoltage 
threshold Vdc_thres and the upper limit of the DC voltage 
reference VdcMMC_upper is set at the rated DC voltage VdcMMC0 of 
the FB-MMC. In the event of AC grid faults of the inverter 
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station, the power transmission is interrupted and the active 
power PI controller saturates to try to increase the DC voltage 
to resume power transmission. Due to the power surplus, the 
DC voltage Vdc of the HVDC link increases and once Vdc 
exceeds the threshold Vdc_thres, the upper limit VdcMMC_upper is 
limited to Vdc_thres-Vdc. Thus, the DC voltage reference 
*
dcMMCV  of 
the FB-MMC is set at Vdc_thres-Vdc by the dynamic limiter and 
the FB-MMC outputs negative DC voltage to actively reduce 
the potential overvoltage of HVDC link. After fault isolation, 
the DC voltage of the HVDC link restores and the DC voltage 
reference 
*
dcMMCV  is set by the active power PI controller to 
automatically restore power transmission. 
III.  DESIGN CONSIDERATIONS OF THE PROPOSED TOPOLOGY 
The design of the proposed hybrid HVDC converter is 
carried out in this section, considering the DC voltage and SM 
capacitance requirements of the FB-MMC.  
A.  DC Voltage Requirements of FB-MMCs  
The DC voltage Vdc of the DFB-MMC is expressed as:  
 
0 0
0
dc dc dc dc dc dc
dc
P
V V R I V R
V
    . (7) 
From (4) and (7), the DC voltage of the FB-MMC is derived as 
 
0
0
6 6
3dcMMC dc dcDR dc dc T DR m
dc
P
V V V V R X n V
V 
 
      
 
. (8) 
With the variation of grid voltage, the DFB-MMC needs to be 
capable of regulating the transmitted power from zero to the 
rated value P0, by regulating the DC voltage VdcMMC of the FB-
MMC. The maximum DC voltage VdcMMCmax of the FB-MMC is 
required when the grid voltage Vm is at the lower limit of Vm0-
∆Vm while transmitting the rated power P0, where Vm0 and ∆Vm 
are the rated value and variation of AC grid voltage Vm. From 
(8), VdcMMCmax is expressed as 
  0max 0 0
0
6 6
3dcMMC dc dc T DR m m
dc
P
V V R X n V V
V 
 
      
 
. (9) 
The required minimum DC voltage VdcMMCmin is defined 
when the grid voltage reaches the peak of Vm0+∆Vm while the 
transmitted power P is zero, where the FB-MMC needs to 
output minimum voltage (negative) to suppress the transmitted 
power to zero. According to (8), VdcMMCmin is derived as 
 
 0
min 0
6 3 DR m m
dcMMC dc
n V V
V V

 
  . (10) 
To reduce the power rating of the FB-MMC, its negative 
voltage generating capability is utilized and thus the sum of the 
maximum and minimum voltages is zero: 
 
max min 0dcMMC dcMMCV V  . (11) 
From (9)-(11), the ratio nDR of the DR transformer is governed 
by 
  
2
0 0
0 0
2 3 3 6
36
dc dc T
DR
dc m
V R X P
n
V V
  
 . (12) 
Setting the DR interface transformer ratio nDR according to 
(12) ensures that the sum of the required maximum and 
minimum DC voltages of the FB-MMC is zero to minimize its 
power rating. 
From (9), (10) and (12), the required maximum and 
minimum DC voltages of the FB-MMC are 
0 0
max min
0 0 0
3
1
2
dc T dc m
dcMMC dcMMC m
m dc m
V P X R V
V V V
V V V
  
        
  
(13) 
The rated DC voltage of the FB-MMC is designed to ensure the 
maximum and minimum DC voltages as depicted by (13) can 
be met, considering 10% overrating, as  
 
0 max min1.1 1.1dcMMC dcMMC dcMMCV V V   . (14) 
From (13) and (14), the ratio between the rated FB-MMC 
DC voltage and the rated DFB-MMC DC voltage (i.e. 
VdcMMC0/Vdc0) is shown in Fig. 6. The ratio VdcMMC0/Vdc0 is 
directly proportional to the AC grid voltage variation of 
∆Vm/Vm0 and is 9.3%, 12.7% and 15% respectively when 
∆Vm/Vm0 is equal to 5%, 8% and 10%. This indicates the power 
rating of the FB-MMC is dependent on the grid variation and is 
15% of that of the DFB-MMC (i.e. 15%P0) when 10% grid 
voltage variation (i.e. ∆Vm/Vm0=10%) is considered. Thus, only 
low power rating of the FB-MMC is required for the proposed 
topology while the majority power is transmitted via the cost-
effective and efficient diode rectifier. Different to the FB-MMC 
DC voltage VdcMMC0, the transformer ratio nDR is independent on 
the grid variation ∆Vm, as depicted by (12). 
Considering the relatively lower current rating of IGBTs 
(adopted in the FB-MMC) than that of diodes (adopted in the 
DR), parallel connection of IGBTs as commonly used in HB-
MMC systems [24, 25] can be adopted to increase the overall 
current capacity of the FB-MMC to match that of the diodes.  
 
 
Fig. 6.  Ratio between the rated FB-MMC DC voltage and the rated DFB-MMC 
DC voltage (i.e. VdcMMC0/Vdc0) with the variation of AC grid voltage. 
B.  SM Capacitance Requirements  
Different from conventional FB-MMC, the SM capacitor 
voltage variation of the FB-MMC in the proposed arrangement 
largely depends on the AC grid voltage variation and thus the 
required SM capacitance is presented in this subsection. 
The arm voltage of the proposed DFB-MMC is expressed as 
    0
1
sin
2
arm dcMMC MMC m mv V n V V t     (15) 
where nMMC is the FB-MMC interface transformer ratio and ω 
is the angular frequency of the AC grid. Assuming the converter 
is lossless, the AC power of the FB-MMC equals its DC power: 
  0
0
3
2
MMC mMMC m m dcMMC
dc
P
n I V V V
V
    (16) 
where ImMMC is the converter-side peak current of the FB-MMC. 
From (16), ImMMC is obtained as 
 
 0 0
2
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According to (17), the arm current is derived as 
 
 
0 0 0
sin
3 3
dcMMC
arm
dc MMC dc m m
V PP
i t
V n V V V
   

(18) 
where φ is the phase angle. From (15) and (18), integrating the 
product of the arm voltage and current yields the arm energy 
variations as 
 
 
 
 
 
0
2
0 0
0
0
0
1
( ) ( )
cos( ) cos
6
cos( ) 1
3
sin(2 ) sin
12
t
arm arm arm
dcMMC
MMC dc m m
m m
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dcMMC
MMC dc
E t v i d t
V P
t
n V V V
P V V
t
V
V P
t
n V

 

  



  

 
    
 
 
 
 

.(19) 
As depicted by (19), the arm energy variation peaks depend 
on the transmitted power P and the grid voltage variation ratio 
∆Vm/Vm0, as shown in Fig. 7. When the grid voltage decreases 
to 0.9 pu (i.e. 1+∆Vm/Vm0=0.9) while transmitting the rated 
power, the arm energy variation peak of the tested system 
reaches the maximum value of 320 kJ, which defines the 
required SM capacitance. The corresponding SM capacitance 
requirement is 31 kJ/MVA, which is in agreement with the 
guidance value of 30~40 kJ/MVA as suggested by ABB in [26].  
 
Fig. 7.  Arm energy variation peak of the proposed converter with the variation 
of grid voltage 1+∆Vm/Vm0 and transmitted power P.  
 
During normal operation, the grid voltage (i.e. 1+∆Vm/Vm0 in 
Fig. 7) is usually in the range of 0.95~1.05 and the arm energy 
variation peak is less than the designed value of 320 kJ. Thus, 
with the same SM capacitor voltage variation, the SMs of the 
proposed topology can be switched less frequently than that of 
conventional MMCs [27], leading to reduced switching losses.  
C.  Comparison between the Proposed DFB-MMC and Other 
Alternatives 
The overall loss of the conventional HB-MMC station is 
typically 0.8% [28], including semiconductor valves, 
transformers, valve reactors, DC reactors, and auxiliary 
supplies, etc. The power losses of the semiconductor valves are 
around half of the overall loss of the station, i.e. 0.4% [29, 30]. 
The switching and conduction losses of the conventional HB-
MMC are 30% and 70% of the semiconductor valve power 
losses, respectively. The FB-MMC has similar switching losses 
to that of the HB-MMC but its conduction losses are doubled. 
The loss of the FB-MMC is thus derived as 1.08% [3, 28, 29, 
31]. Considering the DR loss of 0.5% [16, 32] and the FB-
MMC power rating of 0.15P0, the loss of the proposed DFB-
MMC in nominal condition is calculated as 
1.08%×0.15+0.5%×0.85=0.59%, being 26.6% lower than that 
of the conventional HB-MMC (i.e. 0.8%). 
The power losses of the semiconductor valves consist of 
switching and conduction losses and their ratio varies in the 
range of 20%/80% and 40%/60%, depending on the adopted 
IGBT technology and the modulation strategy. Considering the 
ratio of 20%/80%, the loss of the proposed DFB-MMC is 25.9% 
lower than that of the conventional HB-MMC. Similarly, the 
loss is reduced by 27.4% when the ratio between switching and 
conduction losses is 40%/60%. It should be noted that the ratio 
between the losses of HVDC stations and the transmitted power 
is not constant and changes with the variation of the transmitted 
power and network condition. The aforementioned losses are 
obtained when transmitting the rated power, while for other 
power levels, the losses will vary [3, 28, 29, 31]. 
The major power is transferred through the DR in the 
proposed topology and only low power rating FB-MMC is 
required (i.e. maximum 15% of the system power rating as 
shown in Fig. 6). Thus, the cost of the proposed converter is 
substantially reduced compared to the conventional MMC, 
considering high efficiency of the DR. In addition, the 
capitalized cost associated with losses is typically in the range 
of 3000~5000 €/kW [29, 30, 33, 34] and, considering the 
average value of 4000 €/kW and 26.6% loss reduction of the 
proposed topology, the cost is further reduced by 10 M€ if the 
conventional MMC rated at 1200 MW is replaced by the 
proposed DFB-MMC.  
 
(a) 
 
(b) 
Fig. 8.  Possible system configurations based on the proposed converter: (a) 
symmetrical monopole and (b) bipole. 
 
Compared to conventional line-commutated converters 
(LCCs), the size of filters required by the DR in the proposed 
topology is reduced, leading to lower volume and cost [12, 35, 
36]. In addition, the FB-MMC can actively compensate reactive 
power and suppress harmonics generated by the DR [14], which 
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further reduces the filter size of the proposed converter. 
Moreover, the power loss of the proposed DFB-MMC is 
comparable to that of the LCC rectifier (0.59% vs. 0.63% for 
LCC [28, 31]).  
D.  System Configuration  
This subsection provides high-level discussions of possible 
system configurations based on the proposed DFB-MMC, as 
shown in Fig. 8.  
Fig. 8 (a) depicts the schematic diagram of the generic 
symmetrical monopole configuration. Two diode rectifiers are 
connected to the positive and negative DC poles, respectively, 
with the FB-MMC connected in series in the middle. A ∆/Y 
transformer with converter-side high impedance grounding is 
taken as an example [37-39].  
Fig. 8 (b) display a generic representation of the bipole 
configuration with metallic return. In the event of one pole 
outage, the healthy pole can continue operating with the neutral 
line, similar to conventional MMC based bipole HVDC system 
arrangement. 
 
TABLE I 
Nominal parameters of the tested system. 
PARAMETER NOMINAL VALUE 
Grid  
Voltage 400 kV 
Short circuit level 10 GW 
X/R ratio 14 
Power rating P0 1200 MW 
Overall DC voltage ±550 kV 
FB-MMC  
DC-link voltage VdcMMC0 165 kV 
Power rating 180 MW 
SM number per arm 80 
SM capacitor voltage 2.06 kV 
SM capacitance 5.4 mF 
Arm inductance 0.1 pu 
Grid- and converter-side 
voltages of transformer 
400 kV/84 kV 
Transformer leakage 
inductance 
0.15 pu 
12-pulse 
diode rectifier 
Grid- and converter-side 
voltages of transformer 
400 kV/422 kV 
Transformer leakage 
inductance 
0.15 pu 
DC overhead 
line  
Length 150 km 
R, L and C of DC OHLs 
[40] 
10 mΩ/km, 0.9 mH/km, 
0.02 µF/km 
 
IV.  SIMULATION RESULTS 
The proposed topology and control scheme are assessed 
using the HVDC link shown in Fig. 3 in Matlab/Simulink 
environment, considering normal operation and faults. The 
symmetrical monopole configuration as illustrated in Fig. 8 (a) 
is adopted, where the DC voltage and the length of the overhead 
lines (OHLs) are ±550 kV and 150 km, respectively. These are 
comparable to the DC voltage of ±500 kV in the Zhangbei four-
terminal HVDC project with OHLs of 66 km, 126 km, 219 km 
and 227 km [41]. In addition to OHLs, the proposed converter 
is also applicable to cable schemes. To improve the simulation 
accuracy, each OHL is modeled as 10 pi sections with detailed 
parameters listed in Table I [42, 43]. The proposed DFB-MMC 
is adopted as the rectifier station and operates on power control 
mode, whilst the HB-MMC of the inverter station controls its 
DC terminal voltage constant [3]. The FB-MMC and HB-MMC 
are represented by detailed submodule-based switching 
function model [44] while the DR is represented by detailed 
switching model. The parameters of the tested DFB-MMC are 
listed in Table I. The ACCB is modelled with an opening delay 
time of 60 ms and can only be opened at current zero crossing. 
DC reactors of 50 mH are connected at the DC terminals of the 
proposed converter to limit the fault current rising rate, which 
is similar to the conventional HB-MMC based systems [22, 41]. 
A.  Normal Operation 
Two worst scenarios, i.e. the grid voltage of 0.9 and 1.1 pu, 
are considered in this subsection to test the power regulation 
capability of the proposed HVDC converter.  
    1)  Low grid voltage of 0.9 pu 
Initially, the grid voltage is at the lower limit and the power 
order of the rectifier station is set at zero. The output voltage of 
the FB-MMC is zero and the DR is reversely blocked due to the 
low AC grid voltage, leading to zero transmitted power of the 
DFB-MMC, as seen in Fig. 9 (b), (d) and (f). The DC voltage 
of DFB-MMC is controlled at the rated value of 1100 kV, Fig. 
9 (g). 
At t=0.5 s, the power reference of the DFB-MMC is ramped 
up from 0 to 1 pu. Thus, the DC voltage of the FB-MMC starts 
to increase, as shown in Fig. 9 (f). At t=0.56 s, the DR starts to 
conduct and its AC currents increase for power transmission 
while the DR DC voltage decreases due to the voltage drop 
across the leakage reactance of the DR transformer, seen in Fig. 
9 (b), (c), (d), (e) and (i). At around t=0.8 s, the DC voltage of 
the FB-MMC increases to 148 kV and the transmitted power 
reaches the rated value of 1200 MW with the grid voltage at the 
lower limit of 0.9 pu, as observed in Fig. 9 (a), (d) and (f).  
    2)  High grid voltage of 1.1 pu 
In this scenario, the grid voltage is at the upper limit and the 
power reference of the DFB-MMC is initially set at the rated 
value. Due to the high AC grid voltage, the power transmitted 
via the DR is over the DFB-MMC rated power of 1200 MW, 
seen in Fig. 10 (b). Thus, the FB-MMC outputs negative voltage 
and operates on inverter mode to export power from the HVDC 
link to the AC grid and control the DFB-MMC power at the 
rated, as displayed in Fig. 10 (c), (d) and (f). In such condition, 
part of the power circulates between the FB-MMC and the 
diode rectifier, leading to additional losses. However, the 
circulation power is only a small portion of the total transmitted 
power (53 MW/1200 MW=4.4%, as shown in Fig. 10 (c) and 
(d)) so does not compromise the efficiency of the entire system. 
At t=0.5 s, the power reference of the DFB-MMC is ramped 
down to 0 in 0.2 s. The DC voltage of the FB-MMC starts to 
decrease, which leads to the increase of the DR DC voltage, 
considering the nearly constant HVDC link voltage controlled 
by the inverter station, as shown in Fig. 10 (e), (f) and (g). The 
transmitted power of the DR is thus reduced, Fig. 10 (b) and (i).  
At around t=0.75 s, the DC voltage of the FB-MMC 
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decreases to around -148 kV and the DR becomes reverse 
blocked. The transmitted power of the DFB-MMC is thus 
reduced to zero even with the grid voltage at the upper limit of 
1.1 pu, as observed in Fig. 10 (a), (b), (d) and (f).  
 
 
Fig. 9.  Waveforms during normal operation with low grid voltage (0.9 pu): (a) 
grid voltage vac, (b) DR DC power PDR, (c) FB-MMC DC power PMMC, (d) DFB-
MMC DC power P, (e) DR DC voltage VdcDR, (f) FB-MMC DC voltage VdcMMC, 
(g) DFB-MMC DC voltage Vdc, (h) FB-MMC AC currents iacMMC and (i) DR 
AC currents iacDR.  
 
 
Fig. 10.  Waveforms during normal operation with high grid voltage (1.1 pu): 
(a) grid voltage vac, (b) DR DC power PDR, (c) FB-MMC DC power PMMC, (d) 
DFB-MMC DC power P, (e) DR DC voltage VdcDR, (f) FB-MMC DC voltage 
VdcMMC, (g) DFB-MMC DC voltage Vdc, (h) FB-MMC AC currents iacMMC and 
(i) DR AC currents iacDR.  
 
With the variation of the grid voltage in the range 0.9~1.1 pu, 
the proposed DFB-MMC is capable of regulating the 
transmitted power from zero to the rated power, benefiting from 
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the variable DC voltage operating capability of the FB-MMC.  
B.  DC Faults  
In this scenario, a pole-to-pole permanent DC fault F1 is 
applied at the middle of the DC OHLs at t=1 s, as illustrated in 
Fig. 3.  
 
 
Fig. 11.  Waveforms during the DC fault F1: (a) DC voltage Vdc, (b) DC current 
Idc, (c) FB-MMC DC current IdcMMC, (d) thyristor current IS1, (e) FB-MMC arm 
currents iarm, (f) DR AC currents iacDR and (g) sum of SM capacitor voltages in 
each arm of the FB-MMC. 
 
After fault occurrence, the DC voltage of the HVDC link 
drops to around zero as shown in Fig. 11 (a) and the DFB-MMC 
is blocked once the fault is detected, while the thyristor valve 
S1 is switched on with 200 µs delay time. The DC current 
flowing through the FB-MMC is quickly suppressed to zero 
following the blocking of the station, as seen in Fig. 11 (c). The 
fault current from the AC grid through the DR thus only flows 
through the thyristor valve S1 and feeds the fault, as displayed 
in Fig. 11 (b), (d) and (f). The currents flowing through the 
converter arms of the FB-MMC are also zero and the FB SMs 
are not subject to additional thermal stress during DC faults, as 
seen in Fig. 11 (e). The FB-MMC is effectively bypassed by the 
thyristor valve S1 and thus the capacitor voltages of the FB SMs 
do not have over charging issue, as demonstrated in Fig. 11 (g). 
 
 
Fig. 12.  Waveforms during the AC fault F2 at the AC grid of the inverter 
station: (a) inverter station AC voltages vacI, (b) inverter station AC currents iacI, 
(c) FB-MMC DC voltage VdcMMC, (d) DR DC voltage VdcDR, (e) DFB-MMC DC 
voltage Vdc, (f) DR DC power PDR, (g) FB-MMC DC power PMMC and (h) DFB-
MMC DC power P.  
 
At t=1.061 s, the AC circuit breaker on the DFB-MMC AC 
side opens and the AC currents flowing through the DR drop to 
zero, seen in Fig. 11 (f). As observed in Fig. 11 (b) and (d), the 
fault currents on DC side gradually decay, depending on the 
resistance and inductance of the fault current path. As shown in 
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Fig. 11 (d), the peak fault current flowing through the thyristor 
valve S1 is around 6.2 kA and is in the safe operation range of 
typical high power thyristors [45, 46]. It is equivalent to 5.7 pu 
(6.2 kA/1.09 kA), which is in the similar range to that in [47, 
48].  
C.  Inverter Station AC Faults  
To test the proposed topology and control in the event of an 
AC grid fault of the inverter station, a symmetrical solid fault 
F2 is applied at the AC side of the HB-MMC of the inverter 
station as illustrated in Fig. 3 at t=1 s and is cleared after 60 ms.  
 
As shown in Fig. 12 (a) and (b), the grid voltage of the 
inverter station drops to zero after fault occurrence and the 
inverter HB-MMC operates on current limiting mode to support 
the AC grid. As the output power of the HB-MMC is reduced 
to zero and the rectifier station DFB-MMC still imports energy 
to HVDC-link, the DC voltage increases. Once the DC voltage 
reaches 1.05 pu, the proposed dynamic DC voltage limiter is 
activated to actively reduce the DC voltage of the FB-MMC and 
the transmitted power is quickly suppressed to zero, as 
displayed in Fig. 12 (c), (f), (g) and (h). This effectively reduces 
the DC overvoltage of the HVDC link, as shown in Fig. 12 (e).  
After fault clearance t=1.06 s, the power transmission of the 
inverter HB-MMC resumes and the system autonomously 
restores normal operation without communication. 
V.  CONCLUSION 
A unidirectional hybrid HVDC converter composed of diode 
rectifier and FB-MMC is proposed, where the FB-MMC 
operates with variable DC voltage to regulate the transmitted 
power. The thyristor connected at the DC terminal of the FB-
MMC is switched on during DC faults to bypass the FB-MMC 
so as to avoid overcharge of the FB SMs. The major power is 
transferred through the DR and only low power rating FB-
MMC is required. Compared to the conventional MMC, the 
losses of the proposed converter are reduced by around 20%. 
The proposed active power controller regulates the DC voltage 
of the FB-MMC to control the transmitted power. The FB-
MMC increases the output DC voltage to increase the 
transmitted power and, vice versa. During AC grid faults of the 
inverter station, the FB-MMC outputs negative DC voltage with 
the proposed dynamic DC voltage limiter to effectively 
alleviate overvoltage of the HVDC link. The proposed topology 
achieves good balance between efficiency and controllability 
and provides a promising solution for the bulk energy 
transmission. 
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